


**DEVICE** 



Title: INTER-BUS COMMUNICATION INTERFACE DEVICE AND DATA SECURITY DEVICE Inventor: Kenichi IIZUKA et al. Docket Number: 108273-00006

		INITIAL		
ВІТ	BIT NAME	VALUE	R/W	FUNCTION
31:10	t	0	I	RESERVED
				STATUS OF TX_FIFO INDICATE STATUS OF TX_FIFO
7.6	TX FIFO	5	Ω	00 : NO DATA EXISTS IN TX_FIFO OR DATA HAS BEEN CLEARED
?	) - -	3	<u>-</u>	01 : DATA EXISTS IN TX_FIFO
				10 : TX_FIFO IS FULL OF DATA
				11 : RESERVED
				STATUS OF RX_FIFO: SIDE-B
				INDICATES STATUS OF TWO-SIDED RX_FIFO (SIDE-A/SIDE-B)
5:4	RX_FIFO_B	00	œ	00 : NO DATA EXISTS IN RX_FIFO (SIDE-B) OR DATA HAS BEEN CLEARED
				01 : DATA EXISTS IN RX_FIFO (SIDE-B)
				10 : RX_FIFO (SIDE-B) IS FULL OF DATA
				11 : RESERVED
				STATUS OF RX_FIFO: SIDE-A
				INDICATES STATUS OF TWO-SIDED RX_FIFO (SIDE-A/SIDE-B)
3.0	DY ETEN A	2	۵	00 : NO DATA EXISTS IN RX_FIFO (SIDE-A) OR DATA HAS BEEN CLEARED
7.0	<b>V</b> _0 11.5V1	3	٤	01 : DATA EXISTS IN RX_FIFO (SIDE-A)
				10 : RX_FIFO (SIDE-A) IS FULL OF DATA
				11 : RESERVED
	•••	•••	•••	•••

DEVICE

ВІТ	BIT NAME	INITIAL	R/W	FUNCTION
•••	•••	•••		• • •
-	TX_REG_OUT	0	œ	TX_REG REGISTER OUTPUT STATUS INDICATES DATA OUTPUT STATUS OF TX_REG REGISTER  **READ-CLEARING 0: NO DATA OUTPUT FROM TX_REG REGISTER OR DATA HAS BEEN CLEARED 1: DATA IS OUTPUT FROM TX_REG REGISTER
0	RX_REG_IN	0	œ	RX_REG REGISTER INPUT STATUS INDICATES DATA INPUT STATUS OF RX_REG REGISTER  **READ-CLEARING 0 : NO DATA INPUT TO RX_REG REGISTER OR DATA HAS BEEN CLEARED 1 : DATA IS INPUT TO RX_REG REGISTER

DEVICE




FIG. 6

DEVICE




FIG. 7

**EXAMPLE OF CONFIGULATION OF SIGNALS VIA INTERNAL BUS** 


TERMINAL		/INPUT/	
NAME	NAME	OUTPUT	FUNCTION
MCLKO	CLOCK SIGNAL	I	INPUT OF CLOCK SIGNAL
RSTXI	RESET SIGNAL	1	INPUT OF RESET SIGNAL
AO[3:0]	ADDRESS SIGNAL	I	INPUT OF ADDRESS SIGNAL
DO[31:0]	WRITE DATA SIGNAL	1	INPUT OF WRITE DATA
DI[31:0]	READ DATA SIGNAL	0	OUTPUT OF READ DATA
OXUG	DEAD STENDE SIGNAL	_	INPUT OF READ STROBE SIGNAL
OVAN	KEAU STRUBE SIGNAL	•	ACTIVE-LOW
WPXO[2.0]	WRYO[3:0] WEITE STEODE SICHAL	-	INPUT OF WRITE STROBE SIGNAL
Fo-610WW	WALLE STRUBE SIGNAL	-	ACTIVE-LOW
۸۵۷	I POLICE CONTRACT		INPUT OF CHIP SELECT SIGNAL
<b>S</b>	UNIT SELECT STAINAL	7	ACTIVE-LOW
ΤNI	INTEDDIDT CICHAI	O	OUTPUT OF INTERRUPT SIGNAL
	INTERNOFT SIGNAL		ACTIVE-HIGH

DEVICE

EXAMPLE OF CONFIGULATION OF SIGNALS VIA EXTERNAL TERMINAL

TERMINAL NAME	NAME	INPUT/ OUTPUT	FUNCTION
EX_DI[15:0]	INPUT DATA SIGNAL	I	INPUT OF DATA
EX_DO[15:0]	OUTPUT DATA SIGNAL	0	OUTPUT OF DATA
EX_DOE	DATA BUS DIRECTION SWITCHING SIGNAL	0	OUTPUT OF DATA BUS DIRECTION SWITCHING SIGNAL
EX_CSX	CHIP SELECT SIGNAL	1	INPUT OF CHIP SELECT SIGNAL ACTIVE-LOW
EX_A	ADDRESS SIGNAL	1	INPUT OF ADDRESS SIGNAL "0" FOR FIFO SELECTION AND "1" FOR FIFO SELECTION
EX_RDX	READ STROBE SIGNAL	I	INPUT OF READ STROBE SIGNAL ACTIVE-LOW
EX_WRX	WRITE STROBE SIGNAL	I	INPUT OF WRITE STROBE SIGNAL ACTIVE-LOW
RX_DRQX	RECEIVE DATA-RELATED REQUEST SIGNAL	0	OUTPUT OF RECEIVE DATA-RELATED REQUEST SIGNAL ACTIVE-LOW ASSERTED "LOW" UNTIL RECEIVE FIFO BECOMES FULL
TX_DRQX	TRANSMIT DATA-RELATED REQUEST SIGNAL	0	OUTPUT OF TRANSMIT DATA-RELATED REQUEST SIGNAL ACTIVE-LOW ASSERTTED "LOW" WHEN READABLE DATA EXISTS IN TRANSMIT REGISER OR TRANSMIT INTENAL RAM

FIG. 9



DATA OF STATUS REGISTER STATUS REGISTER ADDRESS OF t31 t32 t33 COMMUNICATION DATA ADDRESS OF TRANSMIT REGISTER t22 t23 t24 t25 t26 t27 t28 t29 COMMUNICATION DATA 0 COMMUNICATION DATA DI[31:0] TRANSMIT REGISTER TX\_REG\_OUT EX\_CS X X EX\_WRX EX\_RDX WRXO[3:0] MCLKO TX\_DRQX RDX0 D0[31:0] AO[3:0] DATA CSX SIDE INTERNAL SIDE **EXTERNAL HOST** 

Title: INTER-BUS COMMUNICATION INTERFACE DEVICE AND DATA SECURITY

DEVICE

DEVICE




FIG. 12




FIG. 13




FIG. 14




FIG. 15

Inventor: Kenichi IIZUKA et al.




FIG. 16

DEVICE




FIG. 17






FIG. 18




Title: INTER-BUS COMMUNICATION INTERFACE DEVICE AND DATA SECURITY DEVICE
Inventor: Kenichi IIZUKA et al.

Docket Number: 108273-00006



Title: INTER-BUS COMMUNICATION
INTERFACE DEVICE AND DATA SECURITY
DEVICE
Inventor: Kenichi IIZUKA et al.

Docket Number: 108273-00006







FIG. 22



DEVICE





FIG. 24







FIG. 26






FIG. 28







FIG. 29

DEVICE





DEVICE



Title: INTER-BUS COMMUNICATION
INTERFACE DEVICE AND DATA SECURITY
DEVICE
Inventor: Kenichi IIZUKA et al.
Docket Number: 108273-00006


271		2/5	 843	S74 	د/ي	S76		S78 279	)	
CPU	BUS MASTER	BUS MASTER	BUS MASTER	BUS MASTER	ASSERTS BGNT STOPS OPERATING AS BUS MASTER	DEASSERTS BGNT BUS MASTER	EXECUTES OTHER PROCESSING (PACKET RECEPTION, OR PROTOCOL PROCESSING) USING INTERNAL BUS	BUS MASTER	ASSERTS BGNT STOPS OPERATING AS BUS MASTER	
G IPsec CONTROL CIRCUIT	TARGET ON STANDBY	SETS DESTINATION ADDRESS & DATA LENGTH	CONTROL/MODE REGISTER [1:0] TURNS ON OPERATION START CONTROL BIT	ASSERTS BRQ	BUS MASTER FETCHES 64-BYTE DATA FROM MEMORY TO INTERNAL RAM	COMPLETES DATA FETCH DEASSERTS BRQ	WRITES DATA INTO CRYPTOGRAPHIC PROCESSING CIRCUIT, COMPLETED IN TWO OPERATIONS SUBTRACTS LENGTH OF 8 BYTES FROM DATA LENGTH REGISTER	ASSERTS BRQ	BUS MASTER FETCHES 64-BYTE DATA FROM MEMORY TO INTERNAL RAM	FIG. 33
HASH FUNCTION PROCESSING ) CIRCUIT (SHA1)	SETS ALGORITHM ASSERTING DREQ_WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	ON STANDBY ASSERTING DREQ WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	SETS ALGORITHM ASSERTING DREQ_WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	<b></b> >
CRYPTOGRAPHIC HA PROCESSING CIRCUIT (DES)	SETS ALGORITHM, KEY ASSERTING DREQ_WR[0]	ON STANDBY ASSERTING DREQ_WR[0]	ON STANDBY ASSERTING DREQ_WR[0]	ON STANDBY ASSERTING DREQ.WR[0]	ON STANDBY ASSERTING DREQ_WR[0]	ON STANDBY ASSERTING DREQ_WR[0]	STARTS CRYPTOGRAPHIC PROCESSING UPON COMPLETION OF DATA WRITING FROM IPM DEASSERTS DREQ_WR[0]	EXECUTING CRYPTOGRAPHIC PROCESSING	EXECUTING CRYPTOGRAPHIC PROCESSING	

		_				_		_						
CPU S80	DEASSERTS BGNT BUS MASTER		BUS MASTER EXECUTES OTHER PROCESSING (PACKET RECEPTION, OR PROTOCOL PROCESSING) USING INTERNAL BUS	/ S82	BUS MASTER	) S83	ASSERTS BGNT STOPS OPERATING AS BUS MASTER		DEASSERTS BGNT BUS MASTER	L	688 \ 	086	BUS MASTER STORES RESULT OF CRYPTOGRAPHIC PROCESSING CORRESPONDING TO DATA LENGTH INTO EXTERNAL MEMORY	
(1)   IPsec CONTROL CIRCUIT	COMPLETES DATA FETCH DEASSERTS BRQ	<b>A</b>	RECOGNIZES START OF DATA TRANSFER FROM CRYPTOGRAPHIC PROCESSING CIRCUIT COMPLETED IN TWO OPERATIONS		ASSERTS BRQ	<b>*</b>	BUS MASTER WRITE 64-BYTE DATA FROM INTERNAL RAM INTO EXTERNAL MEMORY	<b>&gt;</b>	COMPLETES DATA WRITING DEASSERTS BRQ	<b>\</b>	REPEATEDLY CARRIES OUT CRYPTOGRAPHIC PROCESSING UNTIL VALUE OF DATA LENGTH REGISTER BECOMES EQUAL TO "0" DATA LENGTH REGISTER = 0	<b>*</b>	OUTPUTS PROCESSING END INTERRUPT SIGNAL	The state of the s
HASH FUNCTION ROCESSING CIRCUIT (SHA	ON STANDBY ASSERTING DREQ_WR[1]		ON STANDBY ASSERTING DREQ_WR[1]		SETS ALGORITHM ASSERTING DREQ_WR[1]		ON STANDBY ASSERTING DREQ_WR[1]		ON STANDBY ASSERTING DREQ_WR[1]		REPEATEDLY CARF UNTIL VALUE OF DATA DA		ON STANDBY ASSERTING DREQ_WR[1]	
CRYPTOGRAPHIC PROCESSING CIRCUIT (DES) PROCESSING CIRCUIT (SHA1)	COMPLETES CRYPTOGRAPHIC PROCESSING ASSERTS DREQ_RD[0]		COMPLETES CRYPTOGRAPHIC PROCESSING ASSERTS DREQ_RD[0]		COMPLETES CRYPTOGRAPHIC PROCESSING ASSERTS DREQ_RD[0]		COMPLETES CRYPTOGRAPHIC PROCESSING ASSERTS DREQ_RD[0]		ON STANDBY DEASSERTS DREG RD ASSERTS DREG WR[0]				ON STANDBY ASSERTING DREQ_WR[0]	


FIG. 34


Title: INTER-BUS COMMUNICATION
INTERFACE DEVICE AND DATA SECURITY
DEVICE
Inventor: Kenichi IIZUKA et al.
Docket Number: 108273-00006

				7			<u> </u>	1	Γ	) 		1				•
CPU S91	BUS MASTER	BUS MASTER	BUS MASTER	S94	BUS MASTER	S95 /	ASSERTS BGNT STOPS OPERATING AS BUS MASTER	96S /	DEASSERTS BGNT BUS MASTER	7 S 9 7	EXECUTES OTHER PROCESSING (PACKET RECEPTION, PROTOCOL PROCESSING) USING INTERNAL BUS	1	898 		BUS MASTER READ HASH VALUE	
IPsec CONTROL CIRCUIT	TARGET ON STANDBY	SETS SOURCE ADDRESS, DESTINATION ADDRESS & DATA LENGTH	CONTROL/MODE REGISTER [1:0] TURNS ON OPERATION START CONTROL BIT		ASSERTS BRQ		BUS MASTER FETCHES 128-BYTE DATA FROM MEMORY TO INTERNAL RAM		COMPLETES DATA FETCH DEASSERTS BRQ		WRITES DATA INTO HASH FUNCTION PROCESSING CIRCUIT; COMPLETED IN 16 OPERATIONS SUBTRACTS LENGTH OF 64 BYTES FROM DATA LENGTH REGISTER		TEDLY CARRIES OUT HASH FUNCTION PROCESSING UNTILIE OF DATA LENGTH REGISTER BECOMES EQUAL TO "0"  DATA LENGTH REGISTER = 0			j. 35
CRYPTOGRAPHIC HASH FUNCTION PROCESSING PROCESSING CIRCUIT (DES)	SETS ALGORITHM ASSERTING DREQ WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	ON STANDBY ASSERTING DREQ_WR[1]	<b>A</b>	ON STANDBY ASSERTING DREQ WR[1]	<b>*</b>	ON STANDBY ASSERTING DREQ_WR[1]	<b>→</b>	ON STANDBY ASSERTING DREG_WR[1]	<b>*</b>	STARTS HASH FUNCTION PROCESSING UPON COMPLETION OF DATA WRITING FROM IPM DEASSERTS DREQ_WR[1]	<b>A</b>	REPEATEDLY CARRIES OUT VALUE OF DATA LENGTH   DATA LEN	<b>&gt;</b>	ON STANDBY ASSERTING DREQ_WR[1]	FIG.
CRYPTOGRAPHIC F PROCESSING CIRCUIT (DES)	SETS ALGORITHM, KEY ASSERTING DREG WR[0]	ON STANDBY ASSERTING DREQ_WR[0]	ON STANDBY ASSERTING DREQ_WR[0]		ON STANDBY ASSERTING DREQ_WR[0]		ON STANDBY ASSERTING DREQ_WR[0]		ON STANDBY ASSERTING DREQ_WR[0]		ON STANDBY ASSERTING DREQ_WR[0]				ON STANDBY ASSERTING DREQ_WR[0]	




**DEVICE** 





DEVICE



DEVICE






FIG. 40



**IP PACKET SIZE** 

FIG. 41

Inventor: Kenichi IIZUKA et al. Docket Number: 108273-00006



0 3

DEVICE

Inventor: Kenichi IIZUKA et al. Docket Number: 108273-00006

3DES-CBC- CRYPTOGRAPHIC PROCESSING

1496-BYTE DATA PROCESSING PERFORMACE SPEED UNIT/  $\mu_{
m S}$  ec

FIG. 43

DEVICE

Inventor: Kenichi IIZUKA et al. Docket Number: 108273-00006


## HMAC-SHA1 HASH FUNCTION PROCESSING 1500-BYTE DATA PROCESSING PERFORMACE SPEED UNIT/ $\mu sec$

	HMAC-SHA1
SOFTWARE	41309
CPU + HASH FUNCTION PROCESSING CIRCUIT	2258
IPsec CONTROL CIRCUIT + HASH FUNCTION PROCESSING CIRCUIT	297

FIG. 44

DEVICE

Inventor: Kenichi IIZUKA et al. Docket Number: 108273-00006



· 1 .

DEVICE




FIG. 46

**DEVICE** 




FIG. 47





FIG. 48

Inventor: Kenichi IIZUKA et al. Docket Number: 108273-00006



٠, ., ..

FIG. 49